High-voltage drain-extended MOS (DEMOS) devices have been intensively used for the applications in flat panel display drivers and smart-power management [1]- [2] . One major reliability concern in DEMOS transistors is hotcarrier reliability because the devices are often operated under high drain voltage (V d ) and high gate voltage (V g ). Since hot-carrier-induced damage in most of the DEMOS devices is located in the drift region, on-resistance (R on ) degradation of the device is usually much greater than saturation drain current (I dsat ) degradation [3] .
Introduction
High-voltage drain-extended MOS (DEMOS) devices have been intensively used for the applications in flat panel display drivers and smart-power management [1] - [2] . One major reliability concern in DEMOS transistors is hotcarrier reliability because the devices are often operated under high drain voltage (V d ) and high gate voltage (V g ). Since hot-carrier-induced damage in most of the DEMOS devices is located in the drift region, on-resistance (R on ) degradation of the device is usually much greater than saturation drain current (I dsat ) degradation [3] .
In this paper, the mechanism responsible for hotcarrier-induced device degradation in a 32V n-type DEMOS device is discussed. In addition, an unexpected high I dsat degradation (close to R on degradation) is observed in this 32V DEMOS device. According to data and simulation results, the mechanism responsible for such an anomalous I dsat degradation is suggested.
Experiments
Fig . 1 shows the schematic cross section of the DEMOS transistor used in this work. The channel region (L ch ), accumulation region (L acc ), and gate overlapped shallow trench isolation (STI) region (L s ) are depicted. This device is fabricated with a 0.18μm CMOS process. The operational voltage of the device is 32V for both V d and V g . DC stressing with various V g and V d = 35.2V at room temperature is performed with the source and bulk connected to the ground. To extract stress-induced interface state formation (ΔN it ), charge pumping current (I cp ) is measured. The stress tests are interrupted periodically to measure the degradation of device parameters (including R on , I dsat , maximum transconductance G mmax , threshold voltage V T ) and I cp . R on (= V d /I d ) is measured at V d = 0.1V and V g = 32V. I dsat is monitored when V d = V g = 32V. G mmax and V T are extracted at V d = 0.1V. TCAD simulation results including impact ionization rate and current flow are analyzed to examine the mechanism responsible for device degradation as well as the unexpected high I dsat degradation.
Results and Discussion
To evaluate the effect of V g on device degradation, devices are stressed under various V g (ranging from 2V to 32V) at V d = 35.2V. Stress results reveal that the V g that produces the most R on degradation is V g = 32V. Thus, the following analysis is focused on the device stressed under V g = 32V. Fig. 2 shows the degradation of device parameter during stress. R on degrades much more seriously than G mmax . Besides, V T shift is small (< 10mV), revealing that stress-induced damage is mainly located in the N -drift region. Note that the value of I dsat degradation is close to R on degradation. Such a trend is different from most of the hot-carrier-induced degradation in DEMOS devices where R on degradation is much greater than I dsat degradation [3] .
To investigate the mechanism responsible for device degradation, the impact ionization rate along Si/SiO 2 interface is simulated. Results in Fig. 3 reveal that the maximum of impact ionization is located at the STI corner closest to the channel (i.e. Si/SiO 2 interface in L s region). To experimentally locate the damage, ΔN it in L ch , L acc , and L s regions are extracted from I cp data by the method proposed in [4] . Results in Fig. 4 show that ΔN it in L ch region is much smaller than ΔN it in L acc and L s regions. This is consistent with the data in Fig. 2 that G mmax degradation and V T shift are small. For ΔN it in L acc and L s regions, ΔN it in L s region is much greater than ΔN it in L acc region. Such a result suggests that the device degradation is mainly caused by ΔN it in L s region. This is also consistent with the simulation result in Fig. 3 that the impact ionization maximum is located in L s region. To further verify whether device degradation is caused by ΔN it in L s region, the correlation between device degradation and ΔN it in L s region is investigated. As seen in Fig. 5 , ΔN it in L s region correlates with R on and I dsat degradation well. According to results in Figs. 3-5 , ΔN it in L s region is the main mechanism responsible for R on and I dsat degradation.
To examine the mechanism responsible for unexpected high I dsat degradation, I d vs. V d characteristics of the device is shown in Fig. 6 . When the measured V g is lower (8, 16V), the saturation of I d under high V d bias is due to the pinch-off in the channel region. When the measured V g is higher (24, 32V), the increase of saturation I d becomes less evident because the saturation of I d under high V d bias is caused by carrier velocity saturation in the drift region rather than by conventional pinch-off in the channel region. Such a phenomenon is known as quasi-saturation [5] - [6] . Figs. 6-8 , the occurrence of quasi-saturation is the main mechanism responsible for unexpected high I dsat degradation.
Conclusions
The mechanism of hot-carrier-induced degradation in our DEMOS transistor is identified to be ΔN it in L s region. Our findings also reveal that unexpected high I dsat degradation is observed in devices that exhibit quasisaturation phenomenon. Such anomalous I dsat degradation should be paid special attention in evaluating hot-carrier reliability of DEMOS transistors. Fig. 1 The structure of DEMOS transistors used in this work. Fig. 4 The extracted ΔN it data reveal that ΔN it in L s region is much greater than ΔN it in L ch and L acc regions. 
